Definitions from Wikipedia (Depletion-load NMOS logic)

▸ noun:  In integrated circuits, depletion-load NMOS is a form of digital logic family that uses only a single power supply voltage, unlike earlier NMOS (n-type metal-oxide semiconductor) logic families that needed more than one different power supply voltage.


▸ Words similar to depletion-load nmos logic
▸ Usage examples for depletion-load nmos logic

▸ Idioms related to depletion-load nmos logic
▸ Wikipedia articles (New!)
▸ Words that often appear near depletion-load nmos logic
▸ Rhymes of depletion-load nmos logic

▸ Invented words related to depletion-load nmos logic