Definitions from Wikipedia (Depletion-load NMOS logic)

▸ noun:  In integrated circuits, depletion-load NMOS is a form of digital logic family that uses only a single power supply voltage, unlike earlier NMOS (n-type metal-oxide semiconductor) logic families that needed more than one different power supply voltage.


▸ Words similar to Depletion-load NMOS logic
▸ Usage examples for Depletion-load NMOS logic

▸ Idioms related to Depletion-load NMOS logic
▸ Wikipedia articles (New!)
▸ Words that often appear near Depletion-load NMOS logic
▸ Rhymes of Depletion-load NMOS logic

▸ Invented words related to Depletion-load NMOS logic